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SUMMARY 
This report describes work performed under Phase I of JPL subcontract 
r 
No. 951345. (The Phase I portion of t h i s  program has included the completion 
of design d e t a i l  f o r  the implementation and test of a redundant spacecraft 
sequencer breadboard. 
of the Mariner C Spacecraft Sequenae?.-&i~~~descr&b& ppeiQotisXy*'&n 1 be :  T i k J f I  
report  of JPL subcontract 950777, "Design Study f o r  a Redundant Spacecraft 
The sequencer is a redundant version of a portion 1 
Sequeneer.Il 
and c i r cu i t  t e s t ing  required t o  insure the intended performance of special  
c i rcu i t s ,  and the establishment of t e s t  plans t o  verify the performance of 
the breadboard systems. ')The Phase I1 portion of t h i s  program will include 
,%e preparation of design detadl included the c i r cu i t  design 
the ac tua l  oonstruction and t e s t  of the breadboard system. 
b 
This work was performed for the Jet Propulsion Laboratory, 1 I
California Institute of Technology, sponsored by the 
National Aeronautics and Space Administration under 
Contract NAS7-100. 
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1. INTRODUCTION 
This report i s  the Phase I report in a two @ase program f o r  the fabri-  
cation and t e s t  of a Redundant Spacecraft Sequencer. This program is a 
follow-on t o  a previous design study performed by Westinghouse on JPL 
subcontract 950777. 
was used t o  design a redundant version of the Central Computer and Sequencer 
I n  the design study, a computer synthesis procedure c 
of the Mariner C spacecraft. 
the  functional requirements of the  non-redundant central  computer and 
This equipment was  t o  be subject t o  a l l  of 
sequencer plus the following additional requirements: 
1. No single  component fa i lure  could cause the  failure of any 
c r i t i c a l  event output. 
2. The equipnent was  required t o  be non-volatile so that i n  
the event of a power failure it would not lose  significant 
information and would resume operation in.the usual manner 
when power was restored.' 
/ 
The basic function of the central  computer and sequencer is t o  provide 
timing signals t o  other subsystems of the spacecraft. These signals are 
primarily i n  the form of re lay closures and are used t o  control the space- 
c r a f t  midcourse mneuvers, as w e l l  as t o  i n i t i a t e  other events which occur 
throughout t h e  mission, The study resulted i n  an equipnent design which 
promises t o  afford a s ignif icant  r e l i a b i l i t y  improvement over an equivalent 
non-redundant equipent .  "his improvement is achieved with very l i t t l e  
weight increase over that required by basic t r i p l i ca t ion  of the non-redundant 
c i rcu i t ry .  \The design makes use of multiple-line logic,  with three copies 
_-- 
\ 
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of each logical design and majority voting circuits at selected points to 
remove the effects of errors- 2' 
The breadboard model, which w i l l  result from the present contract, 
wi l l  be used to verify the results of the design study and demonstrate the 
effectiveness of the redundancy. The breadboard includes the electrical 
equivalent of a significant portion of the entire redundant sequencer. 
Low density packaging is used to reduce costs and to permit a comprehen- 
sive testing program to be performed. 
integrated and discrete component circuits. 
The circuitry is a combination of 
The first phase of this program 
involved the finalization of the breadboard design and establishment of 
an effective test plan. The second @ase includes the fabrication and 
testing of the system. 
A simplified block diagram of the portion of the central computer amd 
sequencer which is of interest to the present effort is shown in Figure 7-1. 
Tha output of a 38.4-kc crystal oscillator timing source is fed into a 
divider chain. QkdSder chain provides signals with frequencies 20 pulses 
per second, one pulse per second, and one pulse per minute. 
one pulse per minute signal is fed into the Launch Counter. 
Finally, the 
The latter 
provides the signals associated with events occurring immediately after 
launch. The figure also indicates the test chassis and digital difference 
detector circuitry used to test the redundant equipnent. 
The model is being constructed in accordance with the details of the 
previous design study. 
technique to be employed will be multiple-line majority voted logic. 
In accordance with the design, the primry redundancy 
1-2 
I: 
I 
I  
I 
This technique requires the use of three replicas of each function appearing 
i n  the  non-redundant version of the equipment. A t  selected locations, 
sets of majority voters ( res torers)  a re  inserted a t  the outputs of the 
replicated functions. The se t s  of voters compare equivalent signals and 
remove the  e f fec ts  of any minority of errors ,  The outputs of the majority 
voters are used as the replacements of the output signals of the associated 
functions. 
E n  addition t o  the use of multiple-line logic,  special  c i r cu i t s  a r e  
u t i l i zed  t o  sa t i s fy  requirements peculiar t o  the redundant system configura- 
t ion.  Among these a re  those required f o r  providing a redundant clock 
source, t es t ing  the redundant equipment, maintaining synchronization between 
The primary e f fo r t s  during Phase I of t h i s  contract were directed 
toward the  following areas: 
Establishment of the  mechanical configuration f o r  the  
breadboard system. 
Updating of the system design. 
Circuit  design and c i r cu i t  design verification. 
T e s t  equ ipen t  design. 
Establishment of t e s t  plans. 
Preparation of documentation. 
I: 
Details of the accomplishments i n  each of these areas are given in the 
following sections . 
2.  MECHANICAL CONFIGURATION -
The mechanical configuration f o r  the breadboard system is shown in 
Figure 7-2, I1Redundant Sequencer and Test Chassis.11 
shown on the l e f t  is a conventional3 row card rack with a t o t a l  of 99 
printed c i r cu i t  card locations, f o r  3 X 4 inch cards. All multiple-line 
logic  w i l l  be implemented using printed c i r c u i t  cards located within the 
card rack. 
w i l l  be located within a single card row. 
logic,  the card rack will aiso contain d i g i t a l  difference detector cards 
which a r e  used only f o r  t e s t  purposes. 
such as the  clock source, regulators and p e r  distribution, will be located 
on a panel attached t o  the back of the card rack. 
c i r cu i t ry  will  u t i l i z e  breadboard construction techniques, ra ther  than 
printed circui t ry ,  t o  allow ready access t o  components and wiring. 
The sequencer chassis, 
A l l  logic  associated w i t h  one replica of the t r ip l ica ted  logic  
I n  addition t o  the multiple-line- 
All component redundant c i rcui t ry ,  
The component redundant 
The above configuration f o r  the sequencer chassis provides maximum 
accessabi l i ty  t o  the component redundant c i r cu i t ry  and a l so  prdvides a 
high degree of accessabi l i ty  t o  the multiple-line logic. Test points, 
located a t  the top  of each printed c i rcu i t  card, allow monitoring of individual 
c i r c u i t  outputs on the cards. 
allow individual printed c i r cu i t  cards t o  be operated with t h e i r  components 
completely accessable. 
individual  printed c i r cu i t  input and output leads. 
&tender cards w i l l  be supplied which will 
The extender card will have provisions f o r  I1opening1I 
The sequencer chassis 
I -  
t: 
I 
I 
I 
I 
I 
I 
will be provided with a dust cover as  shown in the i l lus t ra t ion .  
The test chassis, shown in Figure 7-2, w i l l  contain a l l  input-output 
controls and indicators required for  the operation and tes t  of the sequencer. 
I n  addition, the test  chassis will contain the DC power supplies required 
by the  system. 
so t h a t  a l l  controls and indicators can be d i rec t ly  associated with their 
respective sections of the system. "he t e s t  chassis w i l l  be e lec t r ica l ly  
connected t o  the sequencer chassis via a cable approximately 10 f t .  long. 
The test  panel w i l l  include a system block diagram overlay 
3. SYSTEM DESIGN UPDATING 
A brief description of system changes and additions, that have been 
made since the  design study Task 11 report, is given in the  following 
paragraphs : 
As required by the purchase description f o r  t h i s  contract, the frequency 
of t he  redundant clock source has been changed from 9.6 KHZ t o  38.4 KHZ 
ana a divide-by-four counter has been inserted between the clock source 
and the divide-by-&Wc&&cr 5 +(Shown i n  Figure 7-6 in its non-redundant 
form). It consists simply of a 2 b i t  ring s h i f t  reg is te r  with inversion 
between the  last b i t  and the first b i t .  
counter sequences thru a l l  four possible states before recycling. 
b i t  changes from the "Otl state t o  the 11111 state and back only once during 
a cycle so'bdkher output is a 9.6 KHZ square wave. 
placed i n  t h e  feedback loop, of each counter, which provides synchronization 
between rep l icas  and the required majority voted output. 
The resul t ing s h i f t  reg is te r  
Each 
A majority voter i s  
The counters 
w i l l  always be synchronized after two clock pulses. 
1-5 
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The divide-by-480 counter has been redesigned t o  use integrated c i r c u i t  
flip-flops ra ther  than magnetic memory elements. 
as a result of the  following considerations: 
This change was -de 
(1.) non volAti l i ty  is not required f o r  this counter 
(2.) the  power disipation in the mcrgnetic elements is re la t ive ly  
high a t  the operating frequency of t h i s  counter 
integrated c i r cu i t s  a r e  smaller and do not require special  
dr iver  and buffer c i rcu i t s .  
(3.)  
The integrated c i r cu i t  version of the 
divide-by-480 counter i s  shown in  Figure 7-7. 
is basically th same as the previous magnetic version except t ha t  the set 
dr iver  has been eliminated. 
counters t o  t h e i r  initial s t a tus  a r e  now derived from the following divide-by-20 
colinters *athehethan from the divide-by-4.80 voters via set drivers. 
signals from the divide-by-20 counters have the required delay f o r  proper 
s e t t i n g  of the i n i t i a l  states. Note that  a more optimum configuration 
f o r  the divide-by-4 and divide-480 combination could probiibly be made, 
especially i f  the 9.6 kc signal were not required as a system output. 
The logical configuration 
The syncrhonising signals used t o  set the 
The 
Several a l ternat ives  f o r  the elimination of the +UV.DC regulated power 
supply were suggested i n  the Task I report of the  design study. 
of c i r cu i t ry  associated with the magnetic reg is te rs  has eliminated th;e. 
need f o r  + U V .  regulated power in the breadboard system. 
The redesign 
The primary change 
was redesign of the s h i f t  driver so that it could produce a +UV. t ransfer  
pulse while operating from a +6V. power source. 
s h i f t  d r iver  is discussed i n  the next section of t h i s  report. 
The new design of the 
I 
As specified in the purchase description, the breadboard system w i l l  
operate from 60 cps. primary power rather than 2.4 kc square wave primary 
power a s  described i n  the design study. The design of 60 cps. t o  2.4 kc. 
converter f o r  operation of the breadboard could not be jus t i f ied ,  therefore 
a power system was  designed which u t i l i ze s  conventional 60 cps. power 
supplies. 
that the effect ive primary power t o  the redundant power dis t r ibut ion 
c i r cu i t ry  f o r  the sequenceris now D.C. power. 
a minimum of change t o  the existing redundant regulator design. 
of the redundant power dis t r ibut ion c i rcu i t ry  a r e  described i n  the next 
section of t h i s  report. 
The new p e r  system is similar t o  the previous system except 
This decision resulted in 
The de ta i l s  
In  the  or iginal  design, power was applied continuously t o  the voters. 
However, power was applied only during the s h i f t  pulse t o  the logic  gates. 
The switched gate power provides a considerable savings i n  the average 
power dissipation. 
voters was  not developed during the design study. 
now been developed and has been included f o r  a l l  voters associated with the 
low speed (i.e. magnetic) counters. 
a r e  enabled by the OR of the s h i f t  pulses from a l l  three repl icas  so that 
the  voter  output w i l l  be correct even i f  the associated s h i f t  pulse has 
fa i led.  
i n  Section 4.2 of t h i s  report. 
A sui table  method of providing switched power t o  the 
However, a method has 
The delayed power switches f o r  the voters 
Additional information on the voter delayed power switch is included 
The update enable signal t o  the launch counter, as shown i n  the Task €I 
report  of the design study, was  used t o  prevent a l l  regis ters  except the 
I -  
I 
7 state r ing from sh i f t ing  during update. 
applied t o  various control gates i n  the launch counter t o  inh ib i t  inputs 
t o  reg is te rs  other than the 7 s t a t e  r ing and t o  enable the 7 state r ing 
overflow. Since it is now 
assumed tha t  the launch counter will not be updated in f l igh t ,  the  launch 
counter Kill be in i t s  cleared s t a t e  during update. 
necessary t o  diver t  s h i f t  current during update in order t o  maintain counter 
s ta tes .  Secondly, the or iginal  connections of the update enable t o  the 
control gates were not en t i re ly  correct and these connections have been 
corrected. 
The update enable is  a l so  
Two changes have been made t o  t h i s  circuitry.  
Therefore it is  not 
Although the purchase description states tha t  the launch clamp function 
w i l l  not be included, a simulated launch clamp signal o r  i t s  equivalent 
is  required t o  prevent the L-2 and 1-3 relays from se t t i ng  on the first 
clock pulse a f t e r  the  release of count inhibi t .  
model the clear  and counting signal will be used a s  a simulated launch 
Therefore, i n  t he  breadboard 
clamp. 
4. C I R C U I T  DESIGM AM) VERIFICATION 
4.1. RZZUIilIANT CLOCK SOURCE 
Several c i r cu i t  configurations, f o r  the redundant clock source have been 
tes ted i n  the laboratory. 
and w i l l  be used in the sequencer, is shown i n  Figure 7-15. 
c i r c u i t  shown in the figure is  basically the NAWIPS 16-1-519-2 Preferred 
Circu;.t PSC 31. with some modifications to  meet the requirements of the 
The c i rcu i t  which provided the best  performance, 
The osc i l la tor  
redundant system. The c i r cu i t  is  recommended for  c rys ta l  osc i l la tors  
1-8 
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i n  the 20 t o  100 KHZ regions. 
of o sc i l l a to r  in which the feedback path i s  from the collector of Q2 t o  
the base of &1 through the crystal .  
se r ies  resonance is low enough t o  permit feedback of suff ic ient  amplitude 
t o  start and maintain osci l la t ions over the temperature range. 
signal from the osc i l la tor  a t  the collector of Q2. i s  a square wave with a 
good drive capability. 
used i n  the previous c i r cu i t  was  not required, 
summed, as before, f o r  each of the three replicas in the system and the 
load i s  driven via a buffer and squaring c i rcu i t .  
synchronized t o  each other via capacitors which connect the bases of the 
Qi t ransis tors .  
The c i rcu i t  i s  an amplified feedback type 
The impedance of the c rys ta l  a t  
The output 
Therefore, an additional stage of buffering, as 
The osc i l la tor  outputs a re  
The osc i l la tors  are 
The or iginal  redundant osc i l la tor  design, as described in the Task I 
report  of the design study, did not operate sa t i s fac tor i ly  with the  38.4 KHZ 
crystal .  
13N3, 38.4 KHZ t.Ol%, crystal  a s  specified i n  the  purchase description. 
The c i r c u i t  was quite c r i t i c a l  with respect t o  capacitor values and the 
build-up time, after turn-on, was very long. 
impedance was  too high a t  the frequency required f o r  oscil lation. 
The c rys ta l  which is being used is the Reeves-Hofhan, type 
It appeared tha t  the c rys ta l  
A modified version of the or iginal  c i rcu i t  was then b u i l t  which included 
an inductor. The diagram of t h i s  c i rcu i t  was  i n  the set of reproducable 
drawings previously submitted t o  JPL. The inductor was added t o  provide 
addi t ional  phase s h i f t  so tha t  the frequency of osc i l la t ion  would become 
closer t o  the  minimum impedance point of the crystal .  
was s t i l l  c r i t i c a l  and required an extra buffer a t  the output of the osci l la tor .  
This c i rcu i t ,  however, 
I 
t 
It was  then decided tha t  a two t rans is tor  o sc i l l a to r  would provide more 
re l iab le  operation and the c i rcu i t  of Figure 7-15 was constructed. A s  
indicated previously, the two t ransis tor  c i r cu i t  has provided the  best  
performance of those tested. 
f ac to r i ly  with any single component e i ther  opened o r  shorted. 
there a r e  indications that i f  one of the crystals  were t o  f a i l  such that 
one of the osc i l la tors  begins osci l la t ing i n  a relaxation mode, the fa i led  
osc i l l a to r  might pul l  the other osci l la tors  out of spchronization. 
problem should receive fur ther  investigation, however, it is  beyond the 
scope of the present contract. 
The redundant c i r cu i t  operates qui te  satis- 
However, 
This 
4.2 NS2 CARD-SHIFT DRIVER, DEIAYElj POWER SWITCH AND RC CIRCUIT 
Printed c i r cu i t  card NS2, shown in Figure 7-16, contains the s h i f t  
The s h i f t  dr iver  is a driver,  s h i f t  voltage source and power switches. 
monostable c i r cu i t  which provides the two outputs required f o r  the  operation 
of the gated core-diode magnetic s h i f t  registers.  The s h i f t  output provides 
the  high current pulse f o r  the magnetic core readout. 
is a voltage pulse tha t  allows the magnetic reg is te r  capacitors t o  remain 
charged f o r  the duration of the s h i f t  pulse; it returns t o  ground after the 
s h i f t  current pulse has ceased; t h i s  enables the magnetic reg is te r  outputs 
(as w e l l  as the logic  output f o r  the first b i t )  t o  be stored in to  the 
appropriate b i t s  of the magnetic register.  
power t o  logic  gates, voters, and the regis ter  h p u t  c i r cu i t s  only during 
the t ransfer  pulse. 
provide the  source of the s h i f t  current. 
The t ransfer  output 
The power switches provide 
The s h i f t  voltage source is a simple R-C network t o  
It is designed t o  minimize power 
1-10 
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supply loading, t o  gradually reduce the  amplitude of the s h i f t  current 
pulse, and t o  provide a low current source f o r  the reset and clear  inputs. 
The s h i f t  driver i s  activated by grounding an input t o  charge a small 
input capacitor through a high impedance path. The s h i f t  dr iver  is triggered 
when the input ground is  removed and the capacitor discharges through a 
low impedance path which includes a zener diode t o  set the t r igger  threshold. 
Chcethe input c i r cu i t  has triggered, the in-phase output signal is fed 
back through a timing network t o  maintain the s h i f t  driver i n  the ON state 
f o r  t he  desired period of time. The shift output is a current limited 
t r ans i s to r  stage which saturates  if less than the maximum current a t  a 
posit ive voltage i s  available from the s h i f t  source. The transfer output 
is driven by a complementary (PW-NPN) inverter  stage in which neither 
t r ans i s to r  i s  conducting during the quiescent period. 
t ha t  the s h i f t  driver is ON, the transfer output is driven by a low impedance 
t o  a voltage s l igh t ly  less than twice the supply voltage (approx. ~ov.). 
This double voltage is supplied by a capacitor which cannot discharge t o  
a l eve l  below the supply voltage. 
impedance t o  ground when the s h i f t  driver switches OFF, but the low impedance 
t o  ground is maintained only f o r  a short period of time. 
t o  ground provides a re la t ive ly  high impedance path t o  ground f o r  leakage 
currents during the quiescent period. 
During the period 
The t ransfer  output i s  driven t o  a low 
A shunt r e s i s to r  
The delayed power switches a re  driven from one (or  a l l  three) of the 
transfer outputs from correspondi&'Shididrivers. 
output i s  simply a low impedance t o  the voltage supply during the t ransfer  
pulse, with a slow rise time t o  control decoder rtspikingtt. 
The delayed power switch 
Delayed power 
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switching is  used on a l l  logic  gates and voters i n  the magnetic logic  t o  
reduce the power requirements. 
t he  magnetic reg is te r  input c i rcu i t  t o  provide a re la t ive ly  constant 
charging voltage fo r  the input capacitor. 
The switched power output is a lso  used f o r  
As described above, the s h i f t  voltage source i s  a simple R-C network. 
Ehergy f o r  the s h i f t  current is stored in the capacitor; the r e s i s to r  
limits the current drawh from power supply t o  tha t  used f o r  c lear  and reset .  
Because the s h i f t  driver i s  ON f o r  a longer time than required f o r  read 
out of the  magnetic b i t s ,  the capacitor value is chosen so t ha t  it becomes 
discharged dufi&ggthhesh&€t' pdbeG. 
The c i r cu i t  configurations for the s h i f t  voltage source and delayed 
power switches are essent ia l ly  the same as previous lypqxmdL 
power switching f o r  the majority voting, hawever, is new. 
switch has a diode OR gate input from a l l  repl icas  of the same transfer  
pulse so t ha t  no fa i lures  propagate through voters. 
has a longer time constant t o  provide longer turn-on delay and insure 
elimination of spiking. 
because it i s  not necessary and cannot be implemented i n  the simple manner 
used fo r  the logic pwer switkh without causing fa i lure  propagation through 
voters. 
The use of 
Each voter mer 
The voter power switch 
The voter power switch does not have a f a s t  turn-off 
The s h i f t  driver,  however, has been s ignif icant ly  redesigned from its 
previous configuration. The primary areas of design change are: 
1, Redesign t o  an all-semiconductor configuration 
with r e s i s to r  and capacitor passive components. 
Design of a voltage doubler t o  provide a higher t ransfer  voltage 2. 
I-I2 
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from a single low-voltage power source. 
Redesign of input triggering c i r cu i t  t o  provide protection 
against f a l se  tr iggering on power t ransients ,  input noise 
immunity and integration of inputs t o  improve rejection 
of possible spurious inputs. 
3. 
The first design task was the elimination of the magnetic transformer 
and the use of the t ransfer  output for  driving the s h i f t  current driver 
and the timing c i rcu i t .  
The voltage doubler c i rcu i t  was designed t o  use a capacitor (normally 
charged t o  power supply potential)  i n  ser ies  with the power supply during 
the  s h i f t  pulse t o  provide the positive supply f o r  the PIP t rans is tor  
switch during the t ransfer  pulse. 
qu i te  permissible because the  highest voltage is necessary only during the 
magnetic readout i n  the early portion of the  s h i f t  pulse. 
of the t ransfer  pulse is approximately 1 t o  2 vol t s  less than twice the power 
supply voltage. 
reduce the  possibi l i ty  of fa l se  triggering. The use of an input capacitor 
normally discharged in the quiescent s ta te  (regardless of power leve l )  and 
a Zener diode threshold eliminates the possibi l i ty  of tr iggering on power 
t rans ien ts  (including power turn-on) and provides improved noise ixmnunity 
when compared t o  the previous configuration. The coupling capacitor was 
reduced in value and a comparatively long time constant charging path i s  
used which requires an input pulse of significant duration before enough 
voltage is  stored in the capacitor t o  exceed the threshold of the  Zener 
diode. 
Some tldroopll on the t ransfer  pulse is 
The voltage l eve l  
The input tr iggering c i rcu i t  was  redesigned t o  eliminate or 
The exact levels  and duration required t o  t r igger  the  driver depend, 
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of course, upon the power supply voltage, with tr iggering becoming 
progressively more d i f f i c u l t  a s  power supply voltages are lowered t o  the 
minimum operating voltage. 
the s h i f t  dr iver  include the deletion of the  current l imiting r e s i s to r  
( there  is no regeneration in t h i s  c i rcu i t  i f  there is a f a u l t  on the 
t ransfer  l i n e  which prevents it from r i s ing  above ground), as w e l l  as 
minor modifications t o  the  trigger c i rcu i t  for  the  NPN t rans is tor  t o  l i m i t  
charging current and improve noise immunity. 
Other minor changes t o  the t ransfer  output of 
4.3 NS3 CARD, MAGNETIC REGISTERS 
Printed c i rcu i t  card NS3, shown in Figure 7-17, contains f ive  individual 
gated core-diode magnetic s h i f t  registers.  
vDl4tlbe storage elements of the sequencer system, 
reg is te r  provides one b i t  of s h i f t  regis ter  storage. 
included f o r  each reg is te r  so t ha t  a logic s ignal  may be used t o  set the 
first b i t  of the regis ter .  
semiconductor logic  - magnetic regis ter  interface,  
These reg is te rs  a r e  the non- 
Each core of the nragnetic 
An input c i r cu i t  is 
The input c i rcu i t ,  therefore, provides the 
The operation of gated core-diode s h i f t  reg is te rs  is  basically summarized 
as follows: 
high current s h i f t  winding and two low current windings, one each f o r  
read-in and read-out. 
with an a l te rna te  s h i f t  winding which is wound i n  the opposite sense t o  
permit s e t t i ng  the first core while clearing a l l  remaining cores. 
core a l s o  has diodes in se r i e s  wi th  the read-out and read-in windings, 
Each core is wound with a t  least 3 different  windings -- a 
I n  addition, the first core is sometimes provided 
B e r g  
and an output capacitor. Information is shif ted through the reg is te r  by 
1-14 
the  two-step operation of read-out, then read-in. 
the read-out operation by providing a suff ic ient ly  high rese t  current t o  
provide a corresponding induced current in the read-out winding of any core 
not previously reset. 
charges the output capacitor. 
the t ransfer  voltage is  suf f ic ien t ly  high t o  reverse bias the read-in 
diode. There is, however, an induced voltage i n  the read-in winding 
approximately equal t o  the voltage on the output capacitor of the same core. 
The output capacitor remains charged un t i l  the  t ransfer  l i n e  is grounded; 
t h i s  causes any of the charged capacitors t o  discharge through the read-in 
winding and set the corresponding core. 
out winding a t  t h i s  time is prevented by the  read-out diode. 
Shif t  current provides 
This current flows through the read-out diode and 
No current flows i n  the input winding i f  
Any current flow through the read- 
The magnetic reg is te r  input c i rcu i t  simply provides an additional output 
capacitor which i s  discharged through the input winding of the first b i t .  
I n  addition, there  is a capacitor charging r e s i s to r  and a pullup r e s i s to r  
connected t o  the switched power voltage clamp from the s h i f t  driver.  
capacitor i s  charged i f  a logical  IrOrl ground is  present on the input during 
the t ransfer  pulse. 
path. 
The 
A diode is included t Q  insure a low impedance discharge 
There have been no s ignif icant  changes in the c i rcu i t  configuration of the 
magnetic reg is te r  or  the input c i rcui t .  
vendor-supplied pre-packaged unit .  
The en t i r e  magnetic reg is te r  is a 
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4.4 NS4 CARD-BUFFERS 
Printed c i r cu i t  cacd,NS4, shown i n  Figure 7-16, contains the buffers 
f o r  the magnetic reg is te r  semiconductor interface.  
a high impedance load t o  the magnetic reg is te r  outputs. 
buffers is through a diode OR gate. 
buffer output by grounding the OR gate output through one or  more diodes 
provided f o r  t ha t  purpose. 
"he buffers provide 
Input t o  the 
A log ica l  11111 can be guaranteed on the 
The basic buffer c i r cu i t  consists of 3 stages - a positive logic 
OR gate driving an emitter follower which drives an inverter  output stage, 
Any positive input w i l l  cause the output t o  be a log ica l  tlOtt. 
i f  one of the inh ib i t  inputs is grounded, t h i s  causes a l l  inputs t o  be a 
log ica l  l lOtl and therefore forces the  output t o  be a log ica l  I 1 l t t .  
a high impedance discharge path i s  provided from the OR gate output and is  t o  
be connected t o  the  t ransfer  output of t he  s h i f t  driver. 
However, 
I n  addition, 
The discharge path is  the only significant change i n  the buffer c i rcu i t .  
This path allows removal of charge from any magnetic reg is te r  output 
capacitor not discharged by the t ransfer  voltage ( the last b i t  of every 
complete reg is te r  has no other discharge path), and a l so  provides a path 
f o r  any leakage current. 
4.5 NS5 CARD-POWER FAILURE DETECTOR AND SET DRIVER 
Printed c i r cu i t  card NS5, shown i n  Figure 7-19, contains the power 
f a i l u r e  detector and a set driver. 
possible passage of count pulses down the divider chain when power supply 
conditions a re  such t h a t  improper logic operation might result. 
The power f a i lu re  detector inh ib i t s  the 
The power 
I- 
f a i l u r e  detector operates as a functional part  of the divide-by-20 counter 
by immediately inhibi t ing the one pulse per second output after e i ther  the  
loss of AC power or  the restoration of DC power t o  the logic. The set 
dr iver  c i r cu i t  i s  used t o  in se r t  the  initial s t a t e  i n  the  divide-by-60 
key stream generator register.  It is activated by the  restored output 
decoder and forces the reg is te r  t o  contain the in i t ia l  s t a t e  (regardless 
of the previous s t a t e )  a f t e r  the end of the s h i f t  current pulse. 
c i r cu i t  configuration of the basic se t  driver has not been changed signi- 
f icant ly .  
input current load. 
path t o  l i m i t  current and require an input pulse of s ignif icant  duration 
f o r  triggering. 
the timing capacitor t o  ground t o  improve noise immunity. 
i s  no regeneration, the normal power supply input has been buffered t o  fur ther  
k s u r e  t h a t  power supply t ransients  cannot cause spurious outputs. 
The 
A PNP emitter follower has been added t o  the input t o  reduce the 
A small resistance has been added t o  the input charging 
Another r e s i s to r  has been added from the input s ide of 
Although there 
The power fa i lure  detector has been s ignif icant ly  redesigned t o  make 
it compatible with 60 HZ sinusoidal input power. 
capacitors were increased t o  compensate f o r  the greater filtering capacity 
of the  DC supplies used f o r  the breadboard and the  longer period of uncertainty 
of primary power fa i lure ,  compared t o  the 2.4 KHz square wave source f o r  
the  ac tua l  spacecraft sequencer. In  addition, laboratory tes t ing  showed 
Timing and storage 
t h a t  the  amount of 120 Hz r ipple  on the primary AC power supply f o r  the 
f a i lu re  detector resu l t s  i n  multiple switching of the inh ib i t  output 
a f t e r  power turn-on. 
constant from the DC supply and a minimum of f i l t e r i n g  on the primary 
This i s  caused by the requirement f o r  a long time 
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AC power supply. 
t o  provide the inh ib i t  output: 
This problem was solved by using two independent c i r cu i t s  
one is specif ical ly  designed f o r  loss of 
primary power; the  other provides the turn-on inh ib i t .  
input f o r  the count inh ib i t  is located on the power f a i lu re  inh ib i t  card 
as a matter of convenience. 
Also, the diode 
4.6 NS6 CARD-RELAY DRIVER AND DIODE ARRAY 
Printed c i r cu i t  card NS6, shown i n  Figure 7-20, contains a re lay 
driver,  relay, and a diode array. 
diode input causes the c i r cu i t  t o  turn ON and remain O?J f o r  a fixed 
period of time. The set c o i l  of the magnetically latching relay is 
energized during t h i s  time. 
be ON continuously, and manual controls f o r  s e t t i ng  and rese t t ing  the relay 
A negative-going signal on any driver 
A di rec t  input w-hich causes the c i r cu i t  t o  
are a l so  provided. 
The relay driver c i r cu i t  is essentially a monostable PNP-NPN two stage 
inverter  with capacitor coupling t o  the first stage from e i ther  the output 
o r  the diode inputs. 
used f o r  the Launch Clamp. 
remain ON and completely discharge the output capacitor, thereby preventing 
any fur ther  se t t ing  of the relay until the  clamp has been released and the  
output capacitor allowed t o  charge. 
c i r c u i t  t o  turn ON and the output capacitor ta'discharge through the s e t  
c o i l  of the relay. The feedback is coupled t o  the input through another 
A special  direct-coupled input is provided which is 
Grounding this input causes the c i r cu i t  t o  
Grounding any input diode causes the 
diode, so t ha t  the input may be released a t  any time during the output 
pulse without affect ing the output. Even i f  a diode input remains grounded, 
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t he  c i r cu i t  returns t o  the OFF condition. 
the relay, even though another diode input w i l l  not t r igger  the  c i rcu i t .  
This permits manual se t t ing  of 
The primary changes i n  the  c i r cu i t  of the  relay driver involve the use 
of 6V. power and the configuration of the input c i rcu i t .  
power eliminates the requirement f o r  the Zener diode formerly used, and 
therefore eliminates the problems associated with the tolerance on the 
28V. and 6V. power supplies and on the Zener diode threshold. 
was a l so  simplified t o  usec a single timing network f o r  both the input 
feedback and the input triggering. The coupling capacitor i s  normally 
discharged, w i t h  both sides referenced t o  the 6V. supply (which is connected 
t o  the emitter of the first stage), so t h a t  power supply t ransients  
(including power turn-on) do not tr igger the c i rcu i t .  The addition of a 
small integrat ing capacitor (a l so  referenced t o  the 6 ~ .  supply) improves 
t h e  input noise immunity and the rejection of possible spurious inputs. 
The use of 6 ~ .  
The c i rcu i t ry  
407 STANDARD CARDS 
The standard printed c i r cu i t  cards, a s  shown i n  Figures 7-22, 7-23, 
7-24 and 7-25, contain l ine drivers, gates and fl ip-flops which a r e  cornpatable 
with the sequencer system. 
essent ia l ly  a 3 input NAND gate capable of driving 100 ma. b i l a t e r a l  current 
f o r  6 ~ .  and +6V. logic  levels ,  
output. 
ground a t  the output when a l l  inputs are logical  rrl". 
driver  i s  used i n  the sequencer as  the line driver t o  ground support 
equipment ., 
The positive logic driver of Figure 7-22 is  
Signal returns a r e  provided f o r  each signal 
The c i r cu i t  i s  capable of withstanding temporary short c i r cu i t s  t o  
The posit ive logic  
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The NAND gate and flip-flop cards shown in Figures 7-23, 7-24 and 7-25 
contain convenient arrangements1 of diode-transistor integrated circuits. 
The integrated circuits are MlL tested versions of the Westinghouse and 
Raytheon 200 series line, in TO-5 can packages. 
4.8 REDUNDANT POWER DISTRIBUTION 
The sequencer power distribution system is shown in Figure 7-14. 
The primary power, as received by the sequencer breadboard, is DC power 
from the test chassis distributed on redundant lines. The +28V. power, 
for the relays, i s  received on 3 lines into a diode buffered node. The 
voltage at the node ivill be the highest of the three applied voltages. 
Note that the node connection can be disconnected so that different voltages 
can be applied, via the test chassis, to each replica. 
from the node (via decoupling networks consisting of a fuse, diode, capa- 
citor and bleeder resistor) independently to each replica of the system. 
The +6V. power distribution is sjmihr to the +28V. power distribution 
except that, the +6V. power is regulated power. 
lator shown accepts +12V, power from the test chassis and provides 6 V .  
power to the sequencer system. 
corrwnent failure can cause the output voltage to fail high, 
design is basically the same as previously nro osed,  
shown in Figure 7-14/2 provides very good regulation over the required 
temperature, loading, and input variations, as well as with single failures. 
The power is fed 
The redundant power regu- 
The regulator is designed so that no single 
The regulator 
?'he regulator circuit, 
The regulator was tested over the temperature range from -lO°C to 
+9SoC, with an input voltage variation from +love to +15V., with an output 
1-20 
load variation from 0 ma. t o  333 ma. and with simulated single component 
failures. 
on the load s ide of the fuse and decoupling network. 
5.04 V. was obtained with the minimum input voltage, a temperature of 
-lO°C and maximum load. 
the maximum input voltage, a temperature of +95OC and minimum load. 
bleeder r e s i s to r  i n  the decoupling network maintains a m i n h  drain of 
90 ma. th ru  the output diodes t o  prevent loss of regulation i n  the diodes. 
The output current and voltage of the regulator was  measured 
A minimum output of 
A maximum output of 7.18 vol t s  was  obtained with 
A 
The +6 V. power requirements for  each repl ica  a re  broken into two parts 
each par t  of which is  fed via a separate decoupling network from the 
+6 V. node. 
+28 V. and +6 V. power is derived froma special  DC supply i n  the test 
chassis and is  fed from t h e  power sense node t o  the power f a i lu re  detectors 
i n  the divide-by-20 counter circuitry.  
The power sense signal, which indicates the imminent failure of 
I -  
5. TEST EQUIPMENT DESIGN 
The t e s t  equipment developed during Phase I includes: 1.) the d i g i t a l  
the t e s t  chassis. difference detector cards: 2.) 
I p  addition however, minor changes were made t o  the or iginal  logic  design 
i n  order t o  accommodate the forcing signals required fo r  t e s t .  
inputs were added t o  each replica t o  permit a l l  processorwuQbut$~idn 
a replica t o  be forced t o  a continuous llllr or  continuous r lOr r  s t a t e .  These 
forcing controls a r e  required t o  implement the single rank tes t ing  capa- 
b i l i t y  used t o  locate  failures that would be masked by the tr iple redun- 
dancy. 
repl ica  t o  be forced t o  a continuous "lfl o r  continuous rlO1l state. The 
voter forcing was added t o  f a c i l i t a t e  voter testing. 
t o  obtain the ltO1r and rtll' outputs is as  follows: 
the  extender card and 3 . )  
Control 
Control inputs were a l so  added t o  permit a l l  voter outputs i n  a 
The procedure used 
1.) The l r 0 l 1  outputs a re  obtained by simply grounding the output 
l i n e  via an additional diode or  gate. 
2.) The 1 1 1 "  outputs a re  obtained by grounding an input t o  the 
output gate. 
i n  other cases, separate gate inputs are  ut i l ized.  
I n  some cases an existing input i s  grounded via a diode and 
Descriptions of theddigWil&W%eume d!?&fiwk@, eaAke&kr rxax%iamki 
t e s t  chassis a r e  provided i n  the next sections. 
5.1 NS7 CARD-DIGITAL D1FFERF;NCE DETECTOR 
Printed c i r cu i t  card NS7, shown in Figure 7-21, contains the d i g i t a l  
difference detectors used fo r  the tes t ing of the sequencer breadboard. 
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These c i r cu i t s  were added as part  of t h e  t e s t  equipnent and do not contribute 
t o  the  functional operation of the sequencer. 
a l so  contains connections f o r  the forcing signals so that these controls 
are mechanically disconnected from any of the associated signals i f  the 
difference detector card is removed. The en t i re  s e t  of difference detectors 
permits complete checking of the logic redundancy of the sequencer. 
difference detectors themselves are not t r ipl icated;  only  one detector is 
associated w i t h  each voter input and voter output. 
The difference detector card 
The 
Two sets of diode gate inputs detect both the highest and lowest voltage 
input. 
the detector t rans is tor  is  turned on. 
If the highest exceeds the lowest by the threshold of the circui t ,  
If the lowest input under these 
conditions is a lso  near ground (logical iiOtl), then the difference detector 
output becomes a logical  iilfl. 
then any difference tha t  persists f o r  a minimum amount of time w i l l  act ivate  
a l og ica l  feedback connection which w i l l  maintain the output a t  a logical  
"1". 
by the integrat ing capacitor on the node of the feedback gate. 
If the display control input is a iilli, 
The minumum time required t o  latch the output is primarily determined 
5.2 NS8 CARD-EXTENDER 
The NS8 Extender Card is a special extender card which includes a 
patch panel between the input and output connectors. 
the  operator t o  open o r  short  any circuit point which passes thru a card 
connector without unsoldering leads or disturbing the connector wiring. 
The extender cards also permit individual printed c i r cu i t  cards t o  be 
operated w i t h  t h e i r  components completely accessable. 
The card w i l l  allow 
t 
5.3 TEST CHASSIS 
The test  chassis f ront  panel is shown i n  Figure '7-2 and the test 
chassis sch-tic i s  shown in Figure 7-13. 
The test panel contains a block diagram of the sequencer, on which the 
t e s t  input switches and output l i g h t s  are  located. 
inputs and outputs normally required by the  sequencer f o r  operation, the  
t e s t  panel contains the difference detector indicators and forcing switches 
required t o  check f o r  and locate internal f a i lu re s  which would be masked 
by the  t r i p l e  redundancy. 
each voter and processing element. 
a r e  provided f o r  each replica. 
I n  addition t o  the 
Difference detector indicators located a t  
Voter and processor forcing switches 
The difference detector indicators indicate any signif icant  differences 
between outputs of corresponding processors and voters in the t r ip l ica ted  
system. The difference detector indicators operate i n  two modes, latching 
and non-latching, as determined by the difference detector latch switches. 
The forcing switches allow the operator t o  force a l l  processor and/or 
voter outputs i n  a given replica t o  Irone" or  Ilzero". 
allows the  operator t o  t e s t  replicas, voters and difference detecters. 
Thus, t o  t e s t  replica C the  processor outputs of replica A a re  forced t o  
be d i f fe ren t  than the processor outputs of replica B. 
determines the voter outputs. 
and s ingle  rank tes t ing  provides the operator with a convient method of 
detect ing and locating a l l  fa i lures  in the t r i p l i ca t ed  system. 
This capabili ty 
Replica C then 
The combination of difference detecters 
In  addition t o  the controls and indicators, the t e s t  chassis contains the 
D.C. power supplies f o r  the breadboard system, as indicated i n  the schematic. 
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A complete l i s t i n g  and description of test chassis controls and indi- 
cators is  given below: 
1.) Test Panel Switches - 
s-1 
s-2 
s-3 
s-4 
s-5 
S-6 
s-7 
S-8 
s-9 
s-10 
s-11 
s-12 
Processor Difference Detector Latch (determines whether Processor 
Difference Detector Lights w i l l  be latched on a f t e r  one difference 
detection or w i l l  be f ree  to  go ON and OFF, providing an 
instantaneous indication). 
Processor Forcing Switch, Rank A (forces a constant log ica l  1 or 
output on a l l  r e p l i c a  A Counters; is open i n  normal operation) 
Processor Forcing Switch, Rank B (similar t o  S-2) 
Processor Forcing Switch, Rank C (similar t o  S-2) 
Voter Difference Detector Latch (similar t o  S-1) 
Voter Forcing Switch, Rank A (forces a constant , logical  1 o r  0 
output on a l l  replica A Majority Voters; is 'open i n  normal 
opera t ion)  
Voter Forcing Switch, Rank B (similar t o  S-6) 
Voter Forcing Switch, Rank C (similar t o  S-6) 
Count Inhibi t ,  Rank A ( inhibi ts  the replica A - 20 
Counter stopping a l l  following replica A Counters if  the 
Inhibi t  Release switch is  in the  inh ib i t  position) 
Count Inhibi t ,  Rank B (similar t o  S-9) 
Count Inhibi t ,  Rank C (similar t o  S-9) 
X20 Speed-Up (effect ively by-passes - 20 Counter i n  a l l  replicas) 
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S-13 
S-14 
s-15 
s-16 
S-17 
S-18 
s-19 
s-20 
s-21 
s-22 
S-23 
S-24 
S-25 
s-26 
S-27 
S-28 
S-29 
S-30 
S-31 
S-32 
0 
C l e a r ,  Rank A (c lears  first - 60 and a l l  f ollawing replica A . 
Counters) 
C l e a r ,  Rank B (similar t o  S-13) 
C l e a r ,  Rank C (similar t o  S-13) 
X60 Speed4Jp (effectively by-passes first - 60 0 
0 
Counter i n  a l l  replicas) 
Update, Rank A (provides one-shot pulse t o  replica A 
Launch Counter, simulating normal Launch Counter input signal)  
Update, Rank B (similar t o  S-17) 
Update, Rank C (similar t o  S-17) 
Update Ehable, Rank A ( inhibi ts  - 17 and second - 60 
Counter i n  replica A; f o r  use when Up-dating t 7 Counter) 
Update Enable, Rank B (similar t o  S-20) 
U-te Enable, Rank C (similar t o  S-20) 
Set L-1 Relay, Rank A ( s e t s  replica A L-1 Relay) 
Set L-1 @lay, Rank B (similar t o  S-23) 
Set L-1 Relay, Rank C (similar t o  S-23) 
Reset Relays, Rank A ( rese ts  a l l  replica A Relays) 
Set L-2 Relay, Rank A (sets replica A L-2 Relay) 
Set L-2 Relay, Rank B (similar t o  S-27) 
Set L-2 Relay, Rank C (similar t o  S-27) 
Reset Relays, Rank B (similar t o  s-26) 
Set L-3 Relay, Rank A ( s e t s  L-3 Relay i n  replica A) 
Set L-3 Relay, Rank B (similar t o  S-31) 
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s-33 
s-34 
s-35 
S-36 
s-37 
S-38 
s-39 
s-rco 
S-41 
s-4.2 
s-4.3 
S-44 
Set L-3 Relay, Rank C (similar t o  S-31) 
Reset Relays, Rank C (similar t o  s-26) 
A.C. Power (a-c power switch f o r  all d-c supplies) 
28v D.C., Rank A (connects 28v input of replica A 
t o  28v supply or t o  Test Chassis test point) 
28v D.C., Rank B (similar t o  S-36) 
2% D.C., Rank C (similar t o  2-36) 
12v D.C. , Rank A ( connects 12v input of replica A t o  
1277 supply or t o  Test Chassis test  point) 
12v D.C., Rank B (similar t o  2-39) 
12v D.C., Rank C (similar t o  S-39) 
8v D.C. (connects Power Sense input node of a l l  
Power Failure Detectors t o  unregulated d-c supply or t o  
Test Chassis test point) 
8v D.C. ( ident ical  t o  S-4.2) 
Inhib i t  Release (controls the  Count Inhib i t  switches S-9, S-10 
and S-11; i f  the three Count Inhibi t  switches are i n  the 
inh ib i t  position, the  Inhibit  Release switch serves a s  a 
master inh ib i t  control for  all the  replicas by releasing the  
Inhib i t s  simultaneously) 
2.) Test Panel Lights 
DS-1 
DS-2 
DS-3 
DS-4 
DS-5 
DS-6 
DS-7 
D S - 8  
DS-9 
DS-10 
DS-11 
DS-12 
DS-13 
DS-14 
DS-15 
DS-16 
4 Counter (turned on by Difference Detector Circuits, 
0 
indicating difference i n  output between any - 4 Counters; 
can give instantaneous indication or  be latched on by first 
difference detection) 
1, Voters (turned on by Difference Detector Circuits, indicating 
lack of agreement of any 2 4 Majority Voters; can give instan- 
taneous indication o r  be latched on by first difference detection) 
4.80 Counters (simi'lnr t o  DS-1) 
480 Voters (simiiar t o  5s-2) 
20 Counters (s imilar  t o  DS-1) 
20 Voters (similar t o  DS-2) 
60 Counters (similar t o  DS-1, f o r  f i r s t  1 60 Counters) 
60 Voters (similar t o  DS-2, f o r  first 1 60 Voters) 
lPPM, Rank A Voters (Toggles a t - r a t e  determined by output of 
first 2 60 Majority Voter in replica A,  providing visual 
indication of replica operation; turned off by C l e a r  S-12) 
lPPM, Rank B Voters (similar t o  DS-9; turned off by C l e a r  S-13) 
lPpM, Rank C Voters (similar t o  DS-9; turned off by Clear S-14) 
+ 7 Counters (similar t o  DS-1) 
- 7 Voters (similar to  DS-2) 
2 60 Counters (similar t o  DS-1, f o r  second 
2 60 Voters (simjlnr t o  DS-2, f o r  second 
1 17 Counters (similar t o  DS-1) 
w 
60 Counters) . 
60 Voters) 
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DS-17 
DS-18 
DS-19 
DS-20 
DS-21 
DS-22 
DS-23 
DS-24 
DS-25 
DS-26 
DS-27 
DS-28 
DS-29 
DS-30 
DS-31 
DS-32 
DS-33 
17 Voters (similar t o  DS-2) 
Up-Date Verify, Rank A (toggles a t  rate determined by the 
replica A Launch Counter Input signal when Up-Date Ehable 
S-19 is i n  m b l e  Position) 
Up-Date Verify, Rank B (similar t o  DS-18 with S-20) 
Up-Date Verify, Rank C (similar t o  DS-18 with S-21) 
1P/7 Hr. ,  Rank A (toggles a t  ra te  determined by replica A 
Launch Counter) 
Clear and Counting, Rank A (turned OFF by replica A 
hunch Counter exactly two minutes a f t e r  counting has begun 
provided a l l  Counters were cleared pr ior  t o  s t a r t i ng  the 
sequence and all Counters function properly; turned ON 
by Clear S-12) 
1P/7 Hr. ,  Rank B (similar t o  DS-21) 
C l e a r  and Counting, Rank B (similar t o  DS-22; turned off by S-13) 
1P/7 H r . ,  Rank C (similar t o  DS-21) 
Clear and Counting, Rank C (similar t o  DS-22; turned off by S-14) 
L-1 Relay, Rank A (turned on by se t t ing  of replica A L-1 Relay) 
L-2 Relay, Rank A (turned on by se t t ing  of replica A L-2 Relay) 
L-3 Relay, Rank A (turned on by se t t i ng  of replica A L-3 Relay) 
L-1 Relay, Rank B (similar t o  DS-27) 
L-2 Relay, Rank B (similar t o  DS-28) 
L-3 Relay, Rank B (similar t o  DS-29) 
L-1 Relay, Rank C ( s i m i h r  t o  DS-27) 
1-29 
OS-34 
DS-35 
DS-36 
L-2 Relay, Rank C (similar t o  DS-28) 
L-3 Relay, Rank C (similar t o  DS-29) 
Power (turned on with a-c power) 
6. TEST PLAN 
The test plan, a s  previously submitted, includes a normal operation 
t e s t  (start-up procedure) , single rank testing, power dropout  tes t ing  and 
temperature and voltage variation testing. 
rank tes t ing  procedures a re  discussed i n  the following sections: 
?he start up and the single 
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6.1 Start-up Procedure 
The start-up procedure which follows is  an operational test  of the 
Sequencer Model under conditions corresponding t o  those of the ac tua l  
spacecraft sequencer. 
If it i s  desired t o  prevent the set t ing of any of the output relays, 
the +28V power may be switched off t o  simulate the LAUNCH CLAMP in the 
ac tua l  spacecraft sequencer. 
stage) separation t o  generate LAUNCH CLAMP in the normal launch sequence, 
the  Sequencer Model has been designed t o  include a relay inh ib i t  derived 
from the CLEAR AND COUNTING signal. However, all relays w i l l  set if the 
+28V has been on prior t o  the clearing of the CLEAR AND COUNTING flip-flop. 
The +28V power must be on a t  l e a s t  5 seconds before any output is expected 
t o  s e t  a relay. 
Since there i s  no Agena (or  other final 
In  order t o  s top the counting action of the lower frequency sections, 
the  COUNT INHIBIT i s  applied. This should stop a l l  outputs except the 
clock source, 9.6 KHz, and 20 Hz outputs. 
repl icas  may be inhibited independently unless the INHIBIT RELEASE switch 
is  on. This switch w i l l  release a l l  of the COUNT INHIBITS and allow 
simultaneous initial operation of the counters. 
A s  indicated, each of the three 
Since the normal s t a r t i ng  condition of a l l  of the lower frequency 
counters i s  the clear  state with a l l  relays reset ,  the CLUR i s  switched 
on prior t o  the COUNT INHIBIT  release. 
1 MINUTE, 7 HOUR, and UPDATE VERIFY indicators and cause the CLEAR AND 
COUNTING indicator t o  l i gh t .  The output relays a r e  rese t  by the MANUAL 
R Z E T  switches. I n  addition, the DIFFERENCE DETECTOR indicators may be 
switched t o  LATCH OFF a t  any time t o  extinguish any indicator still  set 
due t o  previously existing differences. 
The CLEAR should extinguish the 
The X20 and X b o  SPE;EDUP control switches should be OFF t o  provide 
outputs a t  the normal frequency. 
switches may be ON t o  provide speed up factors  of 20, 60 o r  1200 times 
normal. 
a t h e r  or  both of the S P m  UP control 
After the Sequencer Breadboard has been cleared and before the INHIBIT 
i s  released, the update operation may take place. 
f l ip-f lop indicators a r e  used t o  monitor the update operation. 
UPDATE EXABLE switch must be ON; otherwise, the update pulses will be 
counted as normal 1 MINUTE inputs and the ent i re  Launch Counter w i l l  be 
affected,  The f i rs t  pulse generated by the UPDATE push button should 
generate a 7 HOUR output and therefore change the s t a t e  of the output 
The 7 HOUR output toggle 
The 
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I 
indicator  from OFF t o  ON. The divide by 7 r ing i n  the Launch Counter then 
advances one position f o r  each update pulse; t h i s  should generate a 7 HOUR 
output f o r  every 7 input pulses and cause the output indicator t o  change 
state. 
number of input pulses i n  excess of exact multiples of 7. 
pulse should a l s o  result i n  an UPDATE VERIFY output which w i l l  cause the 
UPDATE VERIFY indicator t o  change s ta te .  
before the update operation, the update input pulses should have no other 
e f fec t  than t o  cause the 7 HOUR outputs and provide the UPDATE VERIFY 
The final position of the divide by 7 r ing i s  determined by the 
%ch update 
If the Sequencer has been cleared 
output. 
The COUNT INHIBIT may be released from each replica individually by 
turning OFF separate COUNT INHIBIT switches or  from a l l  reglicas simul- 
taneously by turning ON the INHIBIT RELEASE switch. If each replica is 
released individually, the s ta r t ing  time is  the t h e  a t  which the second 
COUNT I N H I B I T  switch i s  switched OFF. Individual switching of the COUNT 
I N H I B I T  switches i s  normally expected t o  cause differences on the 1 SECOND 
output due t o  lack of i n i t i a l  synchronism. 
Sequencer operation a f t e r  the release of COUNT I N H I B I T  should be a s  
follows : 
The 1 MINUTE output indicators w i l l  immediately (within one-twentieth 
of a second) change from OFF t o  ON. 
change s t a t e  once f o r  every 7 X 60 = 420 minutes, with the timing of the  
f i r s t  outnut denendent upon the i n i t i a l  s t a t e  of the divide by 7 ring a s  
determined by the update operation. 
minutes and s e t  pulses w i l l  occur again every 68 minutes. 
The 7 HOUR output indicator w i l l  
The L-1 relay w i l l  be s e t  a f t e r  56 
Likewise, the L-2 
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relay w i l l  be s e t  a f t e r  60 minutes and se t  pulses w i l l  occur every 60 
minutes thereaf ter .  
minutes and set pulses w i l l  occur every1020 thereafter.  
s e t t i ng  of L-3 w i l l  set both L-1 and L-2 ( i f  not already s e t )  and inh ib i t  
any fur ther  s e t  pulses t o  them. 
The L-3 re lay will be s e t  a f t e r  60 X 1'7 = 1020 
However, the 
6.2 Single Rank Testing 
The purpose of the voter difference detectors is  t o  monitor the 
voter outputs t o  verify that a l l  voters i n  the same l l f i l e l l ,  o r  location, 
always provide the same logical  output. Proper operation of the voter 
difference detectors (and voter forcing switches) is verif ied by app-g 
a l l  possible cominations of inputs t o  the voter difference detectors 
(using the voter forcing switches) and observing tha t  there i s  a voter 
difference indication whenever the inputs a r e  not a l l  a l ike.  
There a r e  several procedures tha t  may be used t o  provide a l l  8 combin- 
a t ions  of 3 inputs t o  the voter difference detectors. 
procedure f o r  manipulating the switches i s  as  follows: 
Perhaps the simplest 
1.) With the VOTER LATCH switched off,  switch a l l  voter forcing 
switches t o  the I1O" s t a t e .  All voter indicators should remain OFF. 
Individually switch each forcing switch t o  the 
IrO" state. Observe tha t  a l l  voter indicators should remain ON while each 
of the switches is  switched t o  11111 and should go O F F  a f t e r  returning each 
switch t o  the l10l1 s t a t e .  
s t a t e  and return t o  the 
2.) Switch a l l  voter forcing switches to the I l l f t  s t a t e .  A l l  voter 
indicators  should remain OFF. Repeat the procedure described above, 
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moving each switch from "1" t o  IrO1I and returning t o  
The voter difference detector t e s t s  are intended t o  ver i fy  tha t  the 
voter difference detectors and t h e i r  forcing switches a re  operating. 
However, the probability i s  high that even i f  a voter difference detector 
does not indicate a f a i lu re  in normal operation, tha t  fa i lure  w i l l  s t i l l  
be detected by processor difference detectors. 
t ha t  these t e s t s  would be conducted frequently. 
t ha t  the system is  rendered inoperative by the complete t e s t  procedure 
described above. 
as possible, c?nly one o r  two voter forcing switches should be applied 
a t  a time (with opposite s t a t e s  when two switches a r e  operated). 
can then be operated dynamically on the remaining l ine (or l ines) .  
operation is  attempted while using the voter forcing switches, the processor 
difference detectors w i l l  a l so  indicate differences. 
Therefore, it is  not expected 
It should a l so  be noted 
If it is  desired t o  leave the system operative as much 
The system 
If 
The purpose of the processor difference detectors is  t o  provide a 
continuous monitor of the  processor outputs t o  majority voters. 
operation of both the processor forcing switches and the processor difference 
detectors  may be ver i f ied by the singular rank tes t ing  procedure as outlined 
below, o r  i n  exactly the same manner as the  voter forcing switches and voter 
difference detectors a s  outlined above. 
The 
The processor difference detectors normally indicate a l l  logic  errors 
generated a t  the nrocessor outnuts t o  majority voters. However, singular 
rank t e s t ing  is  necessary t o  ver i fy  that  each non-redundant replica can 
ac tua l ly  operate indenendently, w i t h  the other renlicas disabled, and tha t  
the  voters a r e  c a p b l e  of t rxmni t t ing  correct signals under these 
-l- 1 
conditions. 
rank tes t ing,  it can be ver i f ied tha t  the voters a l l  provide the same 
majority output f o r  a l l  possible inputs. 
f o r  use i n  an operating system, with proper system operation throughout 
the t e s t s .  
If the voter difference detectors a r e  monitored during singular 
Singular rank tes t ing  is  intended 
The singular rank tes t ing  procedure is summarized as follows: 
1.) The system is operated i n  a l l  normal functional modes. If 
the difference detectors indicate tha t  there a r e  logic errors  mesent, 
they should be repaired; otherwise the system w i l l  f a i l  during the singular 
rank t e s t s .  
2.) One rank is chosen a s  the normally operating non-redundant 
system. 
forcing mode. 
11011 state, the  other t o  the I r l t 1  s ta te .  
a r e  observed t o  ver i fy  tha t  the use of any two forcing switches i n  opposite 
s t a t e s  causes the indicators t o  be ON. 
outDuts of both rrlIsrr and llO'sll t o  voters, the use of any one forcing 
switch should cause a difference indication.) 
indicate  processor differences f o r  a l l  the combinations of forcing inputs, 
then it i s  ver i f ied that  a l l  processor detectors and forcing switches a r e  
operative 
Its processor forcing switch must be l e f t  i n  the normal non- 
One of the remaining forcing switches is switched t o  the 
The processor difference detectors 
(If the system is operating with 
If a l l  of the detectors 
3 . )  The system is operated to  ver i fy  tha t  the rank chosen f o r  
normal operation i s  capable of correct operation for  the desired conditions. 
If it is desired t o  fur ther  check for the poss ib i l i ty  of unknown coupling 
between ranks (other than a t  the voters), the  s t a t e s  of the two remaining 
forcing switches may be reversed and the operational test repeated. 
4.) 
remaining replicas.  
switched t o  the normal mode, the other forcing switch is  reversed from 
the I t l f t  s t a t e  t o  the rlO1f state, and the switch previously i n  the normal 
mode i s  switched t o  the I r l "  s t a t e .  
functional capabili ty is verif ied as before. 
The procedure described above is  essent ia l ly  repeated f o r  the 
The replica formerly forced t o  the llOtl state is  now 
Operation of the detectors and system 
5 . )  The procedure is  reneated again, with the l a s t  renl ica  
(previousQ forced t o  the "0" s t a t e )  now switched t o  normal mode, the other 
forcing switch reversed, and the switch previously i n  the normal mode 
switched t o  the I t l t t  s t a t e .  Operation is ver i f ied as before. 
The proper operation of elements throughout the system ve r i f i e s  that 
a l l  processors a r e  operating correctly and tha t  the voters are capable of 
transmitting correct signals.  
indication during the procedure described above, then the  voters provide 
the  majority output f o r  a l l  possible inputs. 
I n  addition, if there is no voter difference 
me difference detectors may be operated i n  two modes, e i ther  continuous 
indication o r  display latch.  
output from the difference detector w i l l  cause the indicator t o  la tch  
and remain ON; when the indicator latch switch i f  OFF, the indicator provides 
a continuous display of the difference detector output. 
control  switches a re  Drovided fo r  the voter and processor detectors. 
It i s  expected that the voter detectors would be operated w i t h  the indicator 
l a t ch  ON except during the voter detector tes t ing  procedure. 
When the indicator la tch switch is  ON, any 
Separate indicator 
The processor 
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detectors should be operated w i t h  the indicator la tch OFF during the 
singular rank tes t ing  procedure; whether the indicator la tch  should be ON 
during normal operation depends upon the sens i t iv i ty  of the detector and the 
alignment of the output pulses from the processors because it is possible 
for these outputs t o  vary i n  phase without actual ly  being i n  error.  
7. LOGIC DIAGRAMS, S C H N T I C S  AND PARTS L I S T S  
The following pages contain complete documentation of a l l  the c i rcu i t ry  
which w i l l  be i n  the system. 
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TABU 7-26. CARD ASSIGNMENT 
SUIT NUb.iBER 
R E P U C A  REPLICA REPLICA 
A B C 
01 
02 
03 
I 
I 
I 
I 
I 
I 
! 
I 
I 
1 
I 
I 
I 
1 
I 
f 
I 
1 
I 
1 
I 
I 
CZAL..D TYPE 
SPACE 
002 
004 
014 
002 
NS2 
SPACE 
NS3 
NS4 
NS4 
002 
NS2 
NS 5 
002 
NS2 
SPACB 
NS3 
NS4 
NS4 
002 
002 
FEPUCA 
A 
SLDT NUMBER 
T A B U  7-26. CARD ASS1GN"T (Continued) 
REPUCA REPLICA 
B C 
22 
23 
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
I 
I 
I 
I 
I 
I 
1 
I 
I 
I 
29 
30 
31 
32 
33 
31 
32 
33 
CARD TYPE 
I 
I 
I 
I 
I 
I 
I 
1 
1 
29 
30 
1 
469 
SPACE 
ids6 
SPACE 
NS6 
SPACE 
NS6 
D30 
s ?rim 
NS? 
NS? 
NS7 
SPACE 
004 
N37 
1x37 
NS 7 
NS7 
TABU 7-27. PARTS LIST, SEQUENCER CHASSIS 
Part 
Card-Back Assembly, Trio Metal Products 
Dust Cover 
Base 
Card Connector, Hughes #ZMS030DJ000 
P.C. Card NS2 
NS3 
NS4 
- 
rJs 5 
NS6 
NS7 
NS8 
002 
004 
ou 
030 
469 
Redundant +6v Regulator 
Crystal Oscillator 
Chassis Connect or, hphenol  #26-4.401-16P 
Amphenol #5 7-40500 
Amphenol #57-40240 
Quantity 
1 
1 
1 
.L 
80 
9 
6 
12 
3 
9 
7 
3 
18 
4 
2 
1 
TABLE 7-27. PARTS LIST, SEQUENCER CHASSIS (Continued) 
Part  
Fuse, 1/4 amp, SLO-BLO 
Diode, IN547 
-
IN1200 
IN3997A 5 . 6 ~  
Resistor, RC20GF751J 
15 OHM, 10 watt, wire wound 
Capacitor 
Quantity 
12 
9 
6 
1 
9 
1 
9 
TABU 7-28. PARTS LIST, TEST CHASSIS 
Part  - Quantity 
Turret Chassis, Bud Tspe 60-2366 
Chassis Panel, Bud Tspe PA-1106 
Chassis Panel, Bud Type PA-1112 
Chassis Panel, Bud Type PS-1259 
+28V, Unregulated Power Supply, Acopian Model US-28 
+ l 2 V .  Regulated Power Supply, Iambda Model I M C U  
+6V. Unregulated Power Supply 
Transformer 
Diode 
Resistor 
Capacitor 
Fuse 
Transistorized Indicator Light and Socket, TEC #LVN-Dl2-AL-F3 
TEC #LVN-D12-AGF3 
TEC #LVN-D12-AL-F8 
Incandescent Indicator Wght and Socket, Dailco 101-3830-931 
Neon Indicator Light and Socket, Dailco 133-8836-931 
Micro Switch Push Button fQne-Shotll, Honeywell #lPB625 
Push Button, Grayhill #401 
Toggle Switch, SPST Arror, Hart & Hegeman # 6 2 0  
SPDT Arror, Hart & Hegeman #6202 
SPDT-Center O f f ,  Kulka #ST42E 
DPDT Arror, Hart & Hegeman #6206 
1 
1 
1 
1 
1 
1 
1 
1 
1 
7 
7 
12 
9 
1 
3 
15 
11 
8 
6 
1 
P a r t  -
I 
I Test Point, Per Westinghouse Drawing 32BC182-HO 
Miniature Coax per Westinghouse Drawing 54B7128-802 
Chassis Connect or, Amphe no1 #26-4401-16P 
Amphenol ,Y5?-40500 
Amphenol #57-40240 
I 
I 
Cable Connector, ~mphenod26-4301-16S 
Amph enol 37-30500 
I 
I hphenoL?5?-30%0 
Quantity 
20 
6 
1 
2 
1 
2 
2 
2 
NOTE: Sequencer and Test Chassis interconnected by one 16 wire #18 gauge) 
power cable, one 24 wire (#a gauge) s ignal  cable, two 50 wire (#a gauge) 
s ignal  cables 
I 
I 
I 
I 
I 
I 
I 
I 
I 
t I 
TABLE 7-29. PARTS LIST, REDUNDANT CLOCK SOURCE 
Part 
Capacitor, CS13AD475K 
CSUAD275K 
005 uf Ceramic Disc 
0.1 uf Ceramic Disc 
470 pf Dura Mica 
5OOO pf Dura Mica 
-
Diode, lN9a  
Transistor, 2N335 
212481 
Resistor, RCO7GFl23K 
RC07GF562K 
RC 07GF 104K 
RC07GF332K 
RC07GF101K 
RC07GF333K 
RC07GF223K 
* 
Quantitz 
1 
2 
2 
* For one of the three interconnected c i r cu i t s  used. 
I 
T A B U  7-30. PARTS LIST, CARD TYPE NS2 
Par t  
Capacitor, C S W 3 D 2 7 3 K  
-
C-23 3 C 3  
C K05C VlLOlK 
EPCObX104-PI 
EPCO4X182-M 
C K05C M l 0 2 K  
Diode, lN9I.4 
D9S8A 
Transistor,2N2481 
2 N 1 1 3  2 
Res i s t or, ItC 07GF 10 2 K  
RC07GF332K 
RC07GF103K 
R C 0 7 G F 2 2 0 K  
RC 0 7 G F 2 2 1 K  
R C 2 0 G F 2 R 7 J  
H C 0 7 G F 2 7 2  J 
F C 0 7 G F 1 0 1 K  
R C 0 7 G F 1 5 2 K  
Quantity 
13 
2 
6 
1 
6 
3 
8 
2 
1 
1 
1 
2 
1 
TABLE 7-31. PARTS LIST, CARD TYPE NS3 
PEW% 
Capacitor, CKO5CWlO2K 
Diode, lN9l4 
Res:stor, RC07GF102K 
RC07GF103K 
-
Magnetic Device, 6 B i t  Register with Reset, C&K #3628-1 
Quantity 
5 
5 
5 
5 
1 
6 B i t  Register without Reset, C&K #3628-2 1 
4 B i t  Register without Reset, C&K #3628-6 3 
Part -
TABLE 7-32. PARTS LIST, CARD TYPE NS4 
Quantitz 
Capacitor, CS13BD275K 
C-233C3 
CKO5CWlOlX 
Diode, IN914 
Transistor,  2N248l 
Resistor,  RC07GF472K 
RC07GF103K 
1 
1 
4 
28 
8 
4 
13 
TABLE 7-33. PARTS LIST, CARD TYPE NS5 
- Part; 
Capacitor, CS13BD107K 
C-233C3 
CS13BD27T 
Diode, lN914 
Transistor, 2N2481 
2N1132 
Resistor, RCO7GF332K 
RC07GF102K 
RC07GF103K 
RC07GFlOlK 
Qusntits 
5 
2 
1 
6 
TABLE 7-34. PARTS LIST, CARD TYPE NS6 
Pa r t  
Capacitor, CS13BE106K 
CS13BD275K 
CL6 5BK 500MP3 
CKOSCWlOlK 
C -233C 3 
-
Diode, lN914 
Transistor, a 2 4 8 1  
2N1132 
Resistor, RCO7GF332K 
RC07GFlCW 
RC07GF103K 
Relay, Potter and Brunifield Tspe Turn 
Quantity 
1 
1 
1 
1 
1 
11 
1 
1 
3 
3 
1 
1 
I 
i 
TmL;E 7-35. PARTS LIST, CARD TYPE NS7 
Part 
Capacitor, EPCOU182-M 
Diode, I3914 
Transistor, a2481 
Resistor, RCO7GF332K 
RC 0 7 G F  103K 
Microelectronic Device, WSZ96 
- Quantity 
2 
18 
2 
6 
8 
4 
TABLE 7-36. PARTS LIST, CARD TYPE NS8 
Part 
Card Connector, Hughes # EMs030DJ000 
Connector Mounting Block 
Patchboard, Vector No. PB1010-1 
-
Vector No. PB210-1 
Patchboard Jumper Plug, Vector No. K2.02-1 
Patchboard Jumper Cord, Vector No. K2.06 
2 
1 
1 
75 
25 
i 
I TABLE 7-37. PARTS LIST, CARD TYPE SSP469 
1 
1 - P a r t  
I 
1 Capacitor, CK05CW470K 
Diode, IN914 
Transistor,  2N2481 
2Nll32 
Resistor, RCO7GF152K 
RC07GF122K 
RC07GF472K 
RC07GF332K 
Microelectronic Device, WM201T 
Ballast Lamp, Chicago Miniature CM8-634 
Quantity 
8 
16 
4 
4 
8 
4 
4 
4 
2 
4 
TABLE 7-38. PARTS LIST, NAND GATE 
PaXt 
Capacitor, C-233C3 
-
CS13BD27S 
Resistor, RC07GF103K 
Microelectronic Device, WM201T 
Quantity 
1 
1 
16 
8 
I 
TABU 7-39. PARTS LIST, FAN-IN GATE 
Part 
Capacitor, C-233C3 
-
CS13BD275K 
Resistor, RC07GF103K 
Microelectronic Device, WM21’i’T 
WM221T 
WM224T 
Quantity 
1 
1 
3 
3 
1 
2 
Part 
Capacitor, C-233C3 
-
CS13BD27 5K 
Microelectronic Device, Wlfl 
TABLE 7-40. PARTS LIST, PARAUEL REGISTER 
Quantity 
1 
1 
12 
I 
TABLE 7-4l. PARTS LIST, REDUNDANT POWER REGULATOR 
P a r t  
Diode, lN3017B 
-
I l-N540 
3- 
Quantity 
2 
2 
Transistor, 2~1016~ 
Resistor, RC42GF620J 
I Capacitor 
i 
* For one of the three Regulator circuits used. I 
